INTRODUCTION
High-k dielectrics have enabled downscaling required in complementary metal-oxide-semiconductor (CMOS) technology by offering high capacitance density while keeping the gate leakage low. Implementing the high-k dielectric directly on silicon provides aggressively scaled equivalent oxide thickness (EOT), but it is challenging not to degrade mobility and reliability due to poor interface with silicon. Therefore, dual layer dielectric stacks have been introduced containing a high-k layer and an interfacial layer (IL) providing both low EOT and good interface quality with silicon [1] [2] [3] . The most commonly used materials as ILs are SiO x , SiON and HfSiON among which SiO x offers great interface with silicon and together with HfO 2 as high-k dielectric (k =17-30) creates a suitable dual layer dielectric stack [4] [5] . Scaling SiO x IL thickness below 0.4nm is challenging as thinner IL leads to poor mobility and questionable reliability issues. Further scaling of IL EOT can potentially be achieved by the introduction of ILs with higher dielectric constants such as the silicates [6] [7] [8] .
We have previously demonstrated that thulium silicate (TmSiO) can be integrated in TmSiO/HfO 2 gate stacks achieving low D it ∼2⋅10 -11 cm -2 eV -1 , sub-threshold slopes <80 mV/dec and 15-20 % enhanced mobility for pMOSFETs and nMOSFETs compared to SiO x /HfO 2 at sub 1 nm EOT [9] .
Previous studies have shown that the thickness of the IL layer has a high impact on the level of LFN [1] [4] [10] . This work is different from benchmark studies where HfO, ZrO and ALO and layered combination of these have been used as gate materials [11] [12] . Few studies have been reported on intergration of Tm 2 O 3 as high-k dielectrics in MOS devices [7] and as capping layer for La 2 O 3 gate stacks [13] . No studies have been published on 1/f noise of Tm 2 O 3 yet, to the best of the author's knowledge. In this paper we evaluate the lowfrequency noise (LFN) in devices with TmSiO IL EOT of 0.3 nm and compare to state-of-the-art LFN in published SiO x /HfO 2 devices. In section II the device fabrication steps are described. In section III, experimental details are explained. The results are reported and discussed in section IV. Finally, the work is concluded in section V.
II. FABRICATION
The nMOS and pMOS devices were fabricated on 100 mm p-type (100) Si wafers. The fabrication was performed in a gate last process. A dummy gate was deposited, after isolation and well formation (N well = 10 17 cm -3 ). Then, source and drain were implanted and active areas were patterned. The process was continued after dummy gate removal by deposition of Tm 2 O 3 at 250°C in ALD. TmCp 3 and H 2 O were used as precursors and Ar as carrier gas in Beneq TFS 200 system. The deposition was followed by rapid thermal annealing (RTA) at 550°C in N 2 resulting in formation of TmSiO . The unreacted Tm 2 O 3 was kept as top dielectric. PVD TiN gate metal was deposited in the next step followed by passivation and contact hole patterning. The extra TmSiO was etched away in HF 1%. Finally PVD Ti/TiW/Al (10/100/100 nm) stack was deposited and patterned as contacts followed by FGA (10% H 2 in N 2 ) at 400°C for 30 min [9] . The gate stack composition of these devices is depicted in Fig. 1 . TmSiO is the interfacial layer with 0.3 nm EOT (0.9nm physical thickness) and Tm 2 O 3 on top is the bulk high-k with 0.9 nm EOT (3.5 nm physical thickness).
III. EXPERIMENTAL
Low-frequency noise measurements were performed on nMOSFETs and pMOSFETs with W=10µm L=3 and L=10 µm at |V DS |= 100 mV and |V GS -V t | ranging from 0 V to 0.3 V using a spectrum analyzer and a Programmable Biasing Amplifier (PBA) with an external low noise power supply. All noise measurements were done at room temperature. Long channel devices were selected for noise measurement as they have channel resistance larger than the S/D resistances. During noise measurements V G was limited so that the drain current was always at least one decade larger than the gate current.
The DC properties of these devices such as gate leakage, transconductance g m and threshold voltage V t were extracted with a Keithly 4200-SCS parameter analyzer. The devices show well behaved I D -V G with an average threshold voltage of 0.4V for nMOSFETs and -0.8V for PMOSFETs. 
IV. RESULTS AND DISCUSSION
The typical noise spectrum of an nMOSFET and a pMOSFET are shown for a frequency range between 1-10 4 Hz in Fig. 3 . The spectrum is depicted for a gate voltage overdrive of 0.2V at fixed drain voltage of 100 mV for nMOSFETs and (-100) mV for pMOSFETs. The noise specta of all measured devices show 1/f γ behavior which γ varies between 0.8 and 1.1.
The normalized drain noise data at f=10Hz over drain current is shown in Fig. 4 for 3 different nMOSFETs. On the second y-axis, (g m /I d ) 2 is depicted in solid line where g m is the transconductance. It is shown that the normalized noise follows the same trend as (g m /I d ) 2 for nMOSFETs (Fig. 4. (a) ).This verifies that the carrier number fluctuations are the major source of noise in these devices [14] . 2 closely. This implies that the source of noise might be different in these devices. To clarify this, the normalized drain current noise is plotted over gate voltage overdrive and shown in Fig. 5 . It is observed that S ID /I D 2 curve shows a slope of 1/(V GS -V t ) which confirms that the dominant noise mechanism follows the unified correlated mobility and number fluctuation model [15] . In Fig. 6 . the normalized drain current spectral density is shown versus gate voltage overdrive for nMOSFETs (a) and pMOSFETs (b). The low frequency noise has been measured for several devices all over the wafer with TmSiO/Tm 2 O 3 gate stack. These data is shown with different symbols for three devices in the figure. A variation is observed in the measured 1/f noise but overall, the level of noise is reduced comparing the results of nMOSFETs to a reference SiO x /HfO 2 gate stacks with a comparable EOT IL (0.4nm). This result can be related to the higher physical thickness of TmSiO IL being more effective in blocking the noise from the high-k layer. However since this measured noise represent the noise originated from the traps of interface and partly the traps in the bulk high-k, for a more complete comparison, samples with integration of TmSiO/HfO 2 as gate stacks are needed. PMOSFETs generally show slightly higher noise level comparing to nMOSFETs with TmSiO/Tm 2 O 3 gate stack, but the 1/f noise is comparable to reference SiO x /HfO 2 with IL EOT=0.4nm.
In Fig. 7 . The normalized drain current spectral density versus interfacial layer EOT is depicted. Benchmark data from different SiO x /HfO 2 studies are included in the graph. A trend line versus IL EOT can be illustrated with the fitting shown in the plot. It is observed that S ID /I D 2 increases with decreasing interfacial layer thickness. The TmSiO/Tm 2 O 3 nMOSFETs with an IL of 0.3nm EOT show a level of noise which is lower than a SiO x interfacial layer with the same thickness. In fact, the level of noise of our devices is comparable to SiO x IL with thickness of 1nm. 
V. CONCLUSION
Low frequency noise of nMOSFETs and pMOSFETs with 0.3nm thulium silicate interfacial layer and thulium oxide highk dielectrics has been investigated experimentally. This is the lowest IL EOT yet reported using low-frequency noise characterization. The results suggest that applying the high-k thulium silicate interlayer can provide low EOT while preserving good electrical interface quality with Si. The comparison of measured LFN noise of these devices with comparable EOT IL of benchmark SiO x /HfO 2 devices shows improved level of 1/f noise for nMOSFET and comparable 1/f noise for pMOSFETs. 
